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Abstract 
InGaAs Quantum Wires (QWr) Intermediate-Band Solar Cells based nanostructures 
grown by molecular beam epitaxy (MBE) are studied. The electrical and interface 
properties of these solar cell devices as determined by current–voltage (I–V) and 
capacitance – voltage (C-V) techniques were found to change with temperature over a 
wide range of 20–340 K. The electron and hole traps present in these devices have been 
investigated using deep level transient spectroscopy (DLTS). The DLTS results showed 
that the traps detected in the QWr doped devices are directly or indirectly related to the 
insertion of the Si δ-layer used to dope the wires. In addition, in the QWr doped devices, 
the decrease of the solar conversion efficiencies at low temperatures and the associated 
decrease of the integrated external quantum efficiency EQE through InGaAs could be 
attributed to detected traps E1QWR_D, E2QWR_D  and E3QWR_D with activation energies  of 
0.0037 eV,  0.0053 eV, and 0.041 eV, respectively. 
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1.  Introduction 
 In a  photovoltaic semiconductor device, the inability to absorb light with energy 
less than the bandgap and the loss of photons with energies exceeding the bandgap as heat 
are considered to be the main fundamental effects that limit its  efficiency [1]. Recently, 
the social interest in exploiting the solar energy using the photovoltaic effect has led to a 
tremendous increase in the demand of solar cells. Therefore, it is essential to develop new 
technologies and concepts of producing solar cells in order to increase their efficiency.  
In 1961, William Shockley and Hans Queisser calculated the maximum theoretical 
efficiency limit of p-n junction based photovoltaic solar cells to be 30% for an optimized 
semiconductor bandgap of 1.1 eV. This limit is known as Shockley–Queisser limit or the 
detailed balance limit of efficiency [2]. This formalism has been used by many authors to 
model solar cells [1]. Consequently, different approaches have been proposed and 
attempted in order to exceed the efficiency of solar cells above that limit. Tandem solar 
cells, multiband solar cells, hot carriers solar cells, intermediate level solar cells, impurity 
level solar cells, and quantum well solar cells are good examples of these approaches [3].  
 In 1997, Luque et al. [4] theoretically predicted the intermediate band solar cells 
(IBSC) to increase the efficiency of solar cells up to 63.1% under maximum concentrated 
sunlight. The main principle of these cells is to introduce one or more electronic bands 
(called intermediate bands or levels) inside the main bandgap of a conventional 
semiconductor [6, 7]. Hence, the intermediate band solar cells are expected to have  an 
increase in photocurrent [5] without voltage degradation [6]. 
 The fabrication and investigation of IBSC-based devices have received 
considerable interest worldwide because of their  relevance in enhanced efficiency solar 
cells [7]. Specifically, the three main approaches adopted to fabricate an IBSC are: (i) use 
of quantum dot technology as a way of engineering the IB material; (ii) direct synthesis 
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of the IB material; and (iii) formation of a localized absorber layer within a highly porous 
large bandgap semiconductor [8]. However, amongst these three methods, the quantum 
dot (QD) technology is the most promising technique to realise the IB idea and to study 
its principle of operation [6]. In this technique, a QD structure is inserted between the 
bandgap of the conventional semiconductor so that charge carriers are quantum confined 
in three directions. Consequently, this allows QDs, which have a discrete delta-like 
density of states, to create the required intermediate band that has a separate quasi-Fermi 
level from the conduction and valence band of the semiconductor [9]. However, the 
incorporation of QDs leads to a reduction of the photoelectrical conversion efficiency 
(PCE) of QD IBSC due to the formation of strain and resulting dislocations which lead 
to the deterioration of the open-circuit voltage, Voc [10-12]. To increase the PCE of QD 
IBSC, insertion of 𝛿- dopants into the QDs was proposed [13, 14]. By using n-type 𝛿- 
dopants, the electron intersubband quantum dot transitions will be increased, the 
recombination losses through QDs will be decreased as a result of the reduction of 
electron capture processes, and the deterioration of Voc will be inhibited. Hence, this will 
enhance the infrared (IR) absorption and the photocurrent in QD IBSC [13, 14].  
Kunets et al. [7, 15] used the above principle to fabricate an IBSC device 
consisting of one dimensional InGaAs  quantum wires (QWRs) structure instead of using 
zero-dimensional quantum dots (QDs) or two-dimensional quantum wells (QWs). The 
QWRs were inserted into a GaAs p-i-n junction. The QWRs structure has a good 
configuration that allow the device to have more efficient light absorption compared to 
zero-dimensional systems [14]. Moreover, photocurrent can be generated in the plane of 
the QWRs [16, 17]. In addition, QWRs are expected to have applicable life-time of photo-
generated carriers [17]. Kunets et al. [7, 15] also studied the effects of n-type Si delta 
doping on the external efficiency of this QWRs-based IB solar cell structure. They 
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observed that at room temperature the solar energy conversion efficiencies of the 
reference p-n junction and p-i-n solar cell samples were 4.1 and 4.5%, respectively, 
whereas samples with incorporated QWRs and delta doping showed an increase of the 
efficiency up to 5.1% and 5%, respectively. However, they reported that the short circuit 
current increases and causes a comparatively lower open circuit voltage, Voc (20-50 mV) 
which results in a severe degradation of the performance of the solar cell.  
In this work, a detailed investigation is carried out on electrically active defects in 
a set of (311)A GaAs solar cell structures gown by molecular beam  epitaxy (MBE) [7, 
15]. The devices investigated are p-n (labelled PN, first reference sample), p-i-n (labelled 
PIN, second reference sample), undoped p-i-n with InGaAs quantum wires (labelled 
QWR undoped) and Si 𝛿- doped p-i-n with InGaAs quantum wires (labelled QWR 
doped). This study will help to get a better understanding of the physical phenomena that 
affect the efficiency of the above solar cell structures using current-voltage (I-V), 
capacitance-voltage (C-V), conventional DLTS and Laplace DLTS characterisation 
techniques.  
1. Sample Details 
The detail of samples growth is given somewhere else [7]. In summary, a solid source 
MBE 32P Riber system was used to grow the devices on semi-insulating (311)A GaAs 
substrates. It is well known that the high index (311)A plane is a good template for the 
growth of QWRs. Also, in this plane a strong built-in piezoelectric field can be generated 
in the presence of strain [18]. The first GaAs p-n reference device (PN device, SE159) 
consisted of a 400 nm GaAs buffer layer grown at a growth temperature of 580 ºC. Then 
the growth temperature was decreased to 540 ºC and a 1 µm thick GaAs layer doped with 
Si was grown with high V/III flux ratio (V/III=20). This low growth temperature and high 
V/III flux ratio make the GaAs layer achieve a high n-type doping efficiency on the 
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(311)A surface. This was followed by a 1 µm thick p-type GaAs layer doped with Si 
grown at a higher growth temperature (580 ºC) and low V/III flux ratio (V/III=7) to 
achieve p-type conductivity. The second reference device (PIN device, SE164), which 
was grown using the same growth conditions and consisted of the same layers as the PN 
device, has an additional 330 nm thick GaAs intrinsic region grown at 540 ºC and 
sandwiched between the p and n layers. The third device (QWR undoped device, SE160) 
which was grown by incorporating an intermediate band in the GaAs i-region without any 
intentional doping. The i-region consisted of 10 periods of 11 monolayers of In0.4Ga0.6As 
QWRs separated by a 30 nm GaAs barriers. The InGaAs quantum wires were grown at 
540 º C. Finally, the fourth device is similar to the third device structure, but in the middle 
of each 30 nm thick GaAs barrier, a Si n-type 𝛿- doping with a sheet concentration 
N2D=1x10
11 cm-2 (QWR doped, SE162) was inserted. In all the above structures, the 
doping concentration of n-type and p-type GaAs layers was 5x 1017 cm-3and 1x 1017 cm-
3, respectively. The samples were processed in circular mesas having diameters of 900 
μm, 400 μm, 549 μm and 400 μm for PN, PIN, QWR undoped and Doped QWR devices, 
respectively. These mesas were formed by wet chemical etching down to the n-type GaAs 
contact layer and 75nm AuGe/15nm Ni/200nm Au was deposited to form an O-ring 
shaped n-type contact. The top circular mesa p-type contact consisted of 100nm 
AuZn/200nm Au. The n and p contacts were annealed at 420 ºC for 2 minutes and 350 ºC 
for 30 seconds, respectively, using Rapid Thermal Annealing (RTA) technique. The 
schematic diagrams of the solar cell devices investigated in this study are shown in figure 
1.  
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Figure 1. Schematic diagram of the solar cell structures (a) Reference p-n device (PN); 
(b) p-i-n device (PIN); (c) undoped p-i-n with QWR device (QWR); (d) n-type Si 𝛿-doped 
p-i-n with QWR (QWR Doped). 
3. RESULTS AND DISCUSSIONS 
3.1 Investigation of the Current Density (J) – Voltage (V) Characteristics 
as Function of Temperature 
Figures 2(a) and (b) show the room temperature semi-logarithmic and linear J-V 
plots of all devices, respectively. From the room temperature J-V characteristics it is clear 
that the inclusion of an i- region (PIN) and undoped InGaAs wires (QWR undoped) 
enhance the performance of the devices as compared to the reference PN devices. On the 
other hand, introducing n-type Si δ–doping (QWR doped) leads to a deterioration of the 
(a) p-n (SE159) (b) p-i-n (SE164) 
(c) p-i-n with QWR 
undoped (SE160) 
(d) p-i-n with QWR and Si 𝛿 − 𝑑𝑜𝑝𝑖𝑛𝑔 
(𝑁2𝐷 = 1𝑥10
11𝑐𝑚−2) 
SE162 
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performance of the devices. As shown in figure 2(a), at a reverse bias of -4 V, there is one 
order magnitude reduction in the leakage current density in the QWR undoped devices 
compared to the PIN devices and two orders of magnitude when compared to the 
reference PN devices. However, the QWR doped samples have the highest dark current 
density at all reverse bias voltages amongst all devices. The decrease or increase in the 
leakage current, which could be attributed to a decrease or increase of the number of 
defects and their concentrations, will be further investigated using DLTS experiments. 
Furthermore, the QWR undoped devices have the lowest forward current density as 
compared to all the other devices. However, Hao Feng Lu et al. [19] reported an increase 
of the forward current density at 310 K when incorporating In0.5Ga0.5As quantum dots to 
GaAs p-i-n solar cells grown on n+ GaAs (001) substrates by metal organic chemical 
vapour deposition. They related this behaviour to the creation of additional recombination 
paths via QD states as a result of the presence of QDs in the depletion region. Moreover, 
it can be seen from figure 2(b), the QWR undoped devices have a turn-on voltage (Von) 
of 0.77 V, which is higher than the Von of the PIN devices (Von ~ 0.68 V). This behaviour 
can be explained by the creation of new defects states in the undoped i-region where the 
QWRs are incorporated. However, the QWR doped samples have the lowest Von at around 
0.51 V, while the reference PN devices have Von around 0.57 V.  
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Figure 2. (a) Semi-log plots of dark J-V characteristics at T=300 K for PN, PIN, QWR 
undoped and QWR doped devices, (b) the corresponding linear plots. 
 
In order to get more insight in the functioning of the p-i-n devices, the dark J-V 
measurements as a function of temperature (20K-340K at 20 K intervals) were carried 
out for all devices, however, for clarity purposes, only selected presentative curves (20–
320 K at 40 K intervals) are shown in figure 3.  The steady increase in the forward dark 
current with temperature for PIN devices (see figure 3(b)) is normally attributed to the 
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exponential change of the concentration of the  intrinsic carrier, ni, in the depletion region 
with temperature [20]. The forward-biased dark current density transport characteristics 
of the QWR undoped devices have more pronounced temperature dependence as 
compared to the reference devices, i.e., PN and PIN. While the forward dark current 
density for the QWR doped devices have less noticeable temperature dependence as 
compared to the PIN and QWR undoped devices. 
 
Figure 3. Semi-logarithmic plots of dark I–V characteristics (a) PN; (b) PIN; (c) QWR 
undoped and (d) QWR doped devices in the temperature range of 20–340 K.  
Additionally, at low temperatures the QWR undoped devices exhibit an 
oscillation in the forward dark currents (see figure 4 for a temperature of 20K).  The same 
behaviour was also observed at low temperatures (T<70 K) by Hao Feng Lu et al. [19] in 
QDs based solar cell devices. They suggested that these complicated dark current 
behaviours need to be interpreted by developing a new physical model for QDs solar cells 
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rather than using the conventional diode model. In contrast, the forward dark current of 
the QWR doped devices follows a trend similar to that of the reference PN device.  
 
Figure 4. Semi-log plots of dark J-V characteristics at T=20 K for PN, PIN, Undoped 
QWR and Doped QWR devices. 
Normally, the forward bias dark current is produced in a standard p-i-n solar cell 
via two mechanisms, namely, recombination current in the space charge region (SCR) 
and diffusion current through the SCR. Moreover, the change in the shape of the dark J-
V curves as a function of temperature depends on the temperature dependence of the 
concentration and  carrier capture cross-sections of different types of defects, as well as 
tunneling effects [21]. Besides, for the QWR devices there are additional recombination 
paths that are created via QWRs states and subsequently they will contribute to the dark 
current. The carrier capture and recombination processes under different voltage biases 
and temperatures are the main parameters that control the amount of additional dark 
current. 
The J-V characteristics for all devices are analysed further to understand their 
properties by calculating the local ideality factor, n(V), using the following approximated 
equation [19, 22], 
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𝑛(𝑉) =
𝑑(𝑉 𝑉𝑡⁄ )
𝑑[𝑙𝑛⁡(𝐼)]
⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡(1) 
where Vt is the thermal voltage.  
Vt is given by Vt = kBT/q. The local ideality factors for all devices are calculated at room 
temperature and their values change with voltage as shown in figure 5. Three different 
regions generally appear around 0.2V, 0.4V and 0.5V indicating the currents transition 
between different dominating mechanisms [19, 22] in the devices. The n(V) behaviour 
over certain voltage ranges is similar for all devices. However, the QWR devices have 
unique trends at other voltage ranges.  This suggests that some mechanisms are 
presumably enhanced or suppressed after adding QWRs, and some of the mechanisms 
are possibly unique to the QWR devices. It is worth pointing out that these results are in 
good agreement with the previous study carried out by Kunets et al. [7] for the same 
devices.  
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Figure 5. Voltage dependence of the local ideality factor for PN, PIN, QWR undoped 
and QWR doped devices at 300 K. 
To gain better understanding about the different conduction mechanisms 
occurring in the investigated devices, the local ideality factor versus voltage at different 
temperatures were determined for all devices as illustrated in figure S1 (see 
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supplementary information). As can be seen, for each device there are two noticeable 
behaviours observed at low voltage and high voltage regions. In particular, at low voltages 
all devices exhibit a clear peak. However, for the QWRs devices, this peak becomes more 
significant (n>>1) as the temperature decreases and it shifts to higher voltages. 
Conversely, for PN and PIN devices this low voltage peak is almost temperature 
independent and has a very small amplitude as compared to the QWRs devices where n 
is much greater than unity. It is well-known that tunnelling or generation/ recombination 
processes can account for large ideality factors (n>1)  [23]. These processes could also 
explain the large ideality factors observed in samples that incorporate QWRs in the 
intrinsic region and which create an additional current component that contributes to the 
total current of the devices. Thus the trend of the ideality factor at low voltages provides 
evidence of enhanced recombination via QWRs in these devices. A similar behaviour has 
been reported in QDs based solar cell devices [14].  Furthermore, for QWR doped 
samples, as a result of n-type Si δ–doping, the electrons will easily occupy the QWRs, 
and this leads to a strong local potential barrier around the QWRs. Thus, the electron 
mobility in the conduction band can be reduced as a result of variations of the local 
potential around the QWRs [11]. As a result, the J-V characteristics of these devices are 
worsened as evidenced by their larger ideality factors. It is worth pointing out that, a 
similar behaviour of the local ideality factor at low voltage biases was observed by Gu 
Tingyi et al. [22] in InAs/InGaAs quantum dots-in-a-well (DWELL) solar cells and by 
H. Kim et al. [24] in InAs quantum dots solar cells. As can be seen in figure S1 (see 
supplementary information), at higher voltages the local ideality factor increases 
approximatively linearly with bias for all devices. These large values normally reflect that 
the series resistance effect becomes predominant [19, 22]. According to the obtained data, 
the local ideality factor of the PIN and QWR undoped devices is temperature dependent 
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but the rate of change with the temperature is faster for the undoped QWR devices.  
However, for the PN and Doped QWR devices, the local ideality factor is practically 
temperature independent. 
Figure 6 displays the first derivative of the J-V characteristics of all devices at 
temperatures ≥ 200 K. For clarity purposes, the first derivative of the J-V characteristics 
of all devices are replotted at 260 K as shown in the inset of figure 6(d). A negative 
differential resistance (NDR) region is only noticeable in PIN and QWR undoped devices 
at temperatures above 200 K and under higher forward bias regime. The appearance of 
the NDR is presumably due to the resonant tunnelling of electrons (or holes) through the 
quasi-bound levels in the QWR region [24, 25]. Clearly, figure 6(c) shows the increase 
of the peak-to-valley ratio as the temperature increases. While when the temperature was 
reduced no NDR region was observed. Houng et al. [26] attributed the NDR behaviour at 
room temperature to the resonant interband tunnelling (RIT) effect. The disappearance of 
the NDR at low temperatures is suggested to be due to the effect of band-gap widening at 
low temperatures [26]. Thus in PIN and QWR undoped devices, the carriers are thermally 
activated to the allowed bands from which they can tunnel. Therefore, at low temperatures 
a few carriers are available in the band hindering the observation of resonant tunnelling, 
as shown in figure 6(b) and (c).  Additionally, the thickness of the delta-doped layer is an 
important parameter of device design, having a direct influence on whether RIT occurs 
or not [26]. Indeed, as can be seen in figure 6(d), when the delta-doped layer is 
incorporated in the QWR devices, the NDR behaviour disappears.  
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Figure 6.  Semi-log plots of dJ/dV versus V for (a) PN, (b) PIN, (c) QWR and (d) Doped 
QWR devices at temperatures ≥ 200 K. The inset in (d) shows Semi-log plots of dJ/dV 
versus V of all devices at 260 K. 
3.2 C-V Characteristics  
In order to determine the apparent free carrier concentrations and to have specific 
understanding of the junction structure of these devices, capacitance-voltage (C-V) 
measurements have been performed at a frequency of 1MHz.  
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Figure 7 depicts the dependence of the capacitance/area (C/A) as a function of 
bias voltage recorded at temperatures 300 K and 20 K for all devices.  In the p-n devices 
investigated in this work a maximum room temperature capacitance, Cmax, is observed in 
forward biases as shown in figure 7(a). Cmax increases in the following sequence: Cmax1 
(PN) < Cmax2 (PIN) < Cmax3 (QWR undoped) < Cmax4 (QWR doped).  The same behaviours 
were also observed by Gunawan at al. [27] in p-n wire-array solar cells with different 
microsphere diameters fabricated by lithography technique. They observed an increase of 
Cmax as the wire diameter increased. They suggested that this increase of Cmax is due to 
the extra cylindrical sheath surface of the wires. It is worth pointing out that in the devices 
investigated by Gunawan at al. [27] the wires were vertical, while in this study the devices 
incorporated lateral wires (QWRs).  
Figure 7. Variation of capacitance/area with voltage for PN, PIN, Undoped QWR and 
Doped QWR devices at (a) 300 K and (b) 20K. 
As the structure of the devices investigated are p-i-n junctions the capacitance is 
expressed by the following equation: 
1
𝐶
= ⁡
𝑑
𝜀𝑠𝜀0𝐴
+
𝑥𝑛
𝜀𝑠𝜀0𝐴
+
𝑥𝑝
𝜀𝑠𝜀0𝐴
⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡(2) 
where d represents the thickness of the intrinsic region (cm), xn,p the depletion regions in 
both n and p sides (cm), respectively, and εs is the permittivity (F·cm−1) of GaAs (12.9 ε0 
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[23]) . As the doping levels of the n and p layers are fairly high, it is very likely that the 
intrinsic region dominates the overall capacitance because d is considered to be >> xn,p. 
Consequently, the capacitance should vary only slightly with bias in reverse conditions. 
As shown in figure 7, the capacitance change as function of reverse bias in PIN and QWR 
Undoped devices is very slow as expected by equation 1.  However, for the QWR Doped 
samples this behaviour deviates considerably from the one described by equation 1 and it 
follows the same trend as the PN devices. The reason is very likely due to the effect of 
introducing n-type Si δ–doping which makes the QWR doped junction behaving as a PN 
junction.  
Figure 7(b) shows that the capacitance/area (C/A) at T = 20 K decreases with 
increasing reverse bias, a behaviour which is frequently observed in this kind of device 
due to the increase of the depletion layer width. However, the most interesting features 
observed in the C-V characteristics are the plateaux or multiple steps detected in the QWR 
samples.  For the QWR undoped devices the plateau appears only in the forward biased 
(0.24 – 1.0 V), while the steps are present in the QWR doped devices over the whole bias 
range. The distinct behaviours of the capacitance in QWR undoped devices can be related 
to a two dimensional electron gas (2DEG) formation as a result of electron localization 
in InGaAs wetting layer (WL). Chiquito et al. [28] observed a plateau like dependence in 
their C-V measurements at the bias range 0.5 to 1.5 V in InAs/GaAs self-assembled 
quantum dots system. They related this behaviour to the formation of 2DEG at the 
(GaAs)4/(AlAs)11/GaAs top interface rather than at the WL because their PL and Raman 
scattering measurements proved that there is no contribution of the WL. In fact, the 
capacitance increase and the plateau features that are observed in the capacitance 
measurements for a bias range of 0.24 -1.0 V as shown in figure 7(b) for QWR undoped 
samples could be attributed to the confinement of electrons at the InGaAs WL.  Recent 
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photoluminescence (PL) measurements performed by Kunets et al. [7] provided a strong 
evidence of the contribution of the WL in QWR devices.  Therefore, one could conclude 
that a 2DEG is created in the InGaAs WL when a forward bias is applied in the QWR 
undoped devices investigated here and would account for the plateaux observed in the C-
V characteristics. When a sufficiently high forward voltage is applied the capacitance 
decreases, as shown in figure 7(b) because the 2DEG layer is fully depleted of electrons. 
Babinski et al. [29] reported a similar behaviour at V= 0.7 V in In0.6Ga0.4As/GaAs QDs 
grown by metalorganic vapour phase epitaxy. They explained the plateaux formation in 
the forward bias voltage by the QDs excited states filled by electrons or a DEG formed 
in InGaAs WL. It is, however, worthwhile mentioning that Kim et al. [30] observed a 
hump shape at a forward voltage near 0.4 V in InAs/GaAs QDs Schottky diodes grown 
by MBE. They related this hump to the carrier accumulation in the QDs layer.  
In order to investigate further the behaviour of C-V characteristics, C-V 
measurements were performed at low frequencies for both doped and undoped QWR 
devices. The apparent carrier concentration profile as function of depth is also calculated 
by using the following  relations [31]: 
𝑁𝐶𝑉(𝑊) =
2
𝐴2𝑞𝜀𝑠𝜀0
[
𝑑
𝑑𝑉
(
1
𝐶2
)]
−1
and⁡𝑊 = 𝐴
𝜀𝑠𝜀0
𝐶
⁡⁡⁡⁡⁡⁡⁡⁡(3) 
where W is the length of the depletion region and 𝑁𝐶𝑉(𝑊) is the apparent carrier 
concentration for semiconductors with quantum confinement [32]. Figure S2 (see 
supplementary information) shows the C-V and NCV of doped and undoped QWR devices 
at 100 K at low and high frequency. It can be seen from the C-V plots that there is no 
significant capacitance difference between the C-V measurements at low and high 
frequency. Similarly, the NCV plot at both frequencies in undoped and doped samples is 
unchanged. The C-V and NCV have no frequency dependence, which confirms that the 
emission of electrons from quantum wires is very fast. 
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In order to determine the distance between the steps observed in figure 7(b) for 
the QWR devices the derivative of capacitance (dC/dV) were calculated, as shown in 
figure 8. One could approximate the number of charge carriers accumulated in the QWR 
doped layers by using Q=Cp ΔV, where Cp represents the capacitance at the plateau and 
ΔV represent the width of the plateau region [33]. The accumulation charge in the first, 
second, third, fourth and fifth QWRs layers of the QWR doped samples are calculated to 
be Q1= 4.02 x 10
-11 C, Q2= 4.72 x 10
-11 C, Q3= 4.73 x 10
-11 C, Q4= 4.94 x 10
-11 C and Q5= 
5.43 x 10-11 C, respectively. These values are associated with the fact that as the step is 
wider, the carrier concentration confined in the QWRs layer is higher [34, 35]. For the 
undoped QWR devices there is only one accumulation layer with a charge Q= 8.56 x 10-
11 C.   As shown in figure 8, for the QWR doped samples the width of the steps (ΔV) 
increases as the reverse bias increases. This increase could be attributed to the increase of 
the electrical field in the space charge region  [36, 37]. Because of this, for small reverse 
biases the first QWR layer is depleted of electrons while all the other QWRs layers in the 
device remain electrically neutral.  When the reverse voltage is increased further the 
conduction electrons are depleted to the second QWR layer, and therefore the boundary 
of the space charge region moves to the second QWR. This process will carry on until all 
the QWR are depleted. Thus, the number of steps in the capacitance curve is related to 
the number of depleted QWR layers in the device.  
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Figure 8. dC/dV characteristics of the undoped and doped QWR devices measured at a 
frequency of 1MHz and temperature of 20K.  
 
The free carrier concentration profile shown in figure S2 (see supplementary information) 
reflects clearly the charge carriers accumulated in the QWR layers. The estimated free 
carrier sheet densities [29, 37] for the first, second, third, fourth and fifth QWRs layers in 
Doped QWR devices are 7.96 x 1011 cm-2, 1.00 x 1011 cm-2, 1.00 x 1011 cm-2, 8.66x 1010 
cm-2, 1.13 x 1011 cm-2, respectively. While the free carrier sheet density for the QWRs 
layer in QWR undoped devices is 9.29 x 1010 cm-2. Additionally, the distances between 
the NCV peaks shown in figure S2 (see supplementary information) for QWRs layers was 
approximately 28 nm, which is nearly consistent with the designed QWR doped device 
structure (30 nm). 
3.3 DLTS and Laplace DLTS Characteristics  
In order to explore the effect of the electrically active defects on the solar cell efficiency 
in  GaAs (311)A solar cell devices, DLTS experiments [38] were carried out at basing 
conditions of a reverse bias VR = -0.25 V with filling pulse height  VP= 0 V, and a filling 
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pulse duration, tp =1 msec. The samples temperature was scanned from 10 K up to 450 
K. Figure 9 shows normalized DLTS spectra for all devices. DLTS measurements reveal 
a distinct broad minority electron trap peak (negative peak) over a wide range of 
temperatures in all devices which  can be resolved by Laplace DLTS measurements [39]. 
In PN devices, in addition to the broad electron peak, a hole trap is also detected (positive 
peak).  
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Figure 9. Normalized DLTS spectra of PN, PIN, QWR undoped and QWR doped devices 
obtained with the following conditions:  reverse bias V
R
= -0.25 V, filling pulse V
p = 0 V 
and pulse duration t
p
= 1 msec at rate window of 500 s-1. 
 
Laplace DLTS was used in order to resolve the broad electron trap peak detected in all 
samples. Figure 10 shows that the broad DLTS peak observed for QWR doped devices 
over the temperature range ~14-144 K (see figure 9) splits in three clear peaks as detected 
by the high resolution Laplace DLTS at T = 53 K. In summary, the Laplace DLTS 
revealed the presence of the following traps: (i) PN: three electron traps (E1
PN
 to E3
PN
) 
and one hole trap (H1
PN
); (ii) PIN: two electron traps (E1
PIN
 & E2
PIN
); (iii) QWR undoped: 
21 
 
three electron traps (E1
QWR
 to E3
QWR
); (iv) QWR doped: three electron traps (E1
QWR_D
 to 
E3
QWR_D
). 
 
Figure 10. Laplace DLTS of QWR doped devices at 53 K under biasing condition VR=-
0.25V, Vp= 0 V and tp= 1 msec. 
 
The Arrhenius plots of the emission rates as a function of temperature (ln (en /T
2) versus 
(1000/T)) for each defect level detected by Laplace DLTS are shown in figure S3 (see 
supplementary information). The traps activation energies and capture cross-sections are 
calculated from the slope and the intercept of the above plots, respectively. These are 
summarized in table 1 with the concentrations of each trap. It is worth to mention that the 
traps concentrations are calculated from the peaks of Laplace DLTS signal and C-V 
measurements. 
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Table 1: Summary of traps activation energies, capture cross-sections and concentrations 
for PN, PIN, QWR undoped and QWR doped devices. 
 
 
Device 
Trap 
Label 
Activation energy 
(eV) 
Apparent capture 
cross-section (cm
2
) 
Trap 
concentration 
 (cm
-3
) 
PN H1PN (0.157±0.004) 1.96x10
-18
 6.16x10
15
 
 
E1
PN
 (0.018±0.002) 1.01x10
-21
 6.55x10
14
 
E2
PN
 (0.039±0.002) 5.68x10
-21
 2.20x10
13
 
 E3PN (0.095±0.003) 3.54x10
-19
 7.04x10
15
 
PIN E1PIN (0.070±0.004) 2.81x10
-20
 1.86x10
14
 
 E2PIN (0.14±0.01) 3.58x10
-18
 2.93x10
15
 
QWR 
undoped 
E1
QWR
 (0.010±0.001) 1.93x10
-22
 2.09x10
15
 
 E2QWR (0.074±0.003) 8.64x10
-20
 4.03x10
13
 
 E3QWR (0.145±0.008) 1.63x10
-17
 1.62x10
15
 
QWR 
doped 
E1
QWR_D
 (0.0037±0.0009) 2.06x10
-21
 3.93x10
15
 
 E2QWR_D (0.0053±0.0001) 2.22x10
-21
 5.99x10
14
 
 E3QWR_D (0.041±0.004) 5.38x10
-20
 6.96x10
13
 
23 
 
As seen in table 1 only one hole trap, H1
PN
, is detected in PN devices. It has an energy 
close to the one measured from Laplace DLTS by Boumaraf et al. [40] in p-type Si-doped 
GaAs Schottky diode. Although the origin of this defect is not yet clear, they suggested 
that it could be related to complexes involving silicon atoms, background impurities, and 
defects originating from the growth conditions used. E1
PN
 has an activation energy 
comparable to the trap reported in GaAs [41]. However, the origin of E1
PN
 is still not 
known. 
It can be seen from table 1 that the shallow trap, E2
PN
 in PN reference device has 
approximately the same activation energy as trap, E3
QWR_D
 detected in the QWR doped 
devices, and could possibly originate from the same defect. This trap might be assigned 
to an arsenic vacancy vAs introduced in electron-irradiated GaAs (labelled E1) and whose 
activation energy was found to be 32–45 meV [42-45] below the conduction band. It is 
worth pointing out that this is the only trap which is common in the QWR doped and PN 
devices. In the earlier analysis of the C-V characteristics it was concluded that the QWR 
doped junction acts as PN junction as a result of introducing n-type Si δ–doping. This 
common shallow trap might justify this assumption in C-V. However, the capture cross-
section and concentration of this trap in QWR doped devices are higher than those of the 
PN devices. According to the previous study  [7] for this QWR doped device, the fitting 
of PL spectra at a high excitation intensity of 3000 W/cm2 shows an energy difference 
between  the wires and the 2D wetting layer transition to be 46 meV. This energy 
difference is nearly equal to the trap E3
QWR_D
 activation energy. Thus another possibility 
that E3
QWR_D
 could be related to the inter-band energy transition between the InGaAs 
wire and the 2 D WL where tunnelling to the conduction band could occur. E3
PN
 trap with 
an activation energy of ~ 0.095 eV can be related to the well-known electron trap in GaAs 
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grown by MBE, M0 (Ec-0.10 eV), that originated from chemical impurities during 
growth[46]. 
It can be seen from table 1 that the electron traps E1
PIN
 and E2
PIN
 in the PIN devices have 
similar activation energies as the electron traps E2
QWR
 and E3
QWR
 in the QWR undoped 
devices, respectively. These traps in both PIN and QWR undoped devices may originate 
from the intrinsic GaAs region since these were not observed in PN devices. One can 
therefore infer that by introducing n-type Si δ–doping in QWR doped samples, E2
QWR
 
and E3
QWR
 traps were annihilated. Additionally, it is found that the trap densities and 
apparent capture cross-sections of E1
PIN
 and E2
PIN
 are affected by the introduction of the 
InGaAs QWRs intermediate band. From DLTS measurements Lee et al. [47] detected an 
electron trap with activation energy of 0.14 eV in InAs/GaAs δ–doped QD solar cell 
structures grown by MBE and they identified this  trap to M1 defect which is commonly 
observed in GaAs layers grown by MBE [46]. Furthermore, E2
PIN
 and E3
QWR
 have 
comparable activation energies as trap F (0.14 eV) reported by Asano et al. [48] in GaAs 
(001) /InAs/InGaAs/GaAs self-assembled QD structures. In their study, they inferred that 
the increase of the density of this trap and others traps around the QDs is due to the growth 
conditions of InGaAs/GaAs QD structures.   In particular, the density of these defects 
were reduced by a factor of 20 when they used  migration enhanced epitaxy (MEE) to 
grow the GaAs capping layer at 400 or 500 °C as compared to using  MBE for a growth 
temperature of  500 °C. Also Fang et al. [35] detected the M1 defect in In0.5Ga0.5As/GaAs 
QDs structures grown by MBE and they attributed this defect to point defects instead of 
defect-impurity complexes. Moreover, Kunets et al. [49] observed the M1 trap in 
In0.35Ga0.65As/GaAs QDs structures grown by MBE using noise spectroscopy 
measurements, and they related the increase of its density  in the vicinity of In0.35Ga0.65As 
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QDs to strain. Thus there is a consensus that E2
PIN
 and E3
QWR
 are related to M1 defect 
which could be assigned to defect-impurity complexes or/and point defects [35, 46, 49, 
50]. The shallow trap E1
QWR
 with energy of ~10 meV is only observed in QWR undoped 
devices. Thus, in this work it is believed that the E1
QWR
 level is created due to the 
incorporation of InGaAs QWRs. From a rectangular potential well calculation using the 
Nextnano software, Vakulenko et al. [51] found that the quantum energy of the ground 
state in InGaAs/GaAs QD structures is approximately about 10 meV. This finding 
provides further evidence that E1
QWR
 trap could be related to the incorporation of the 
QWRs.  
For QWR doped devices the traps E1
QWR_D
 to E3
QWR_D
 are directly or indirectly 
related to the introduction of the n-type Si δ–doping since these traps were not observed 
in PIN and QWR undoped devices. The shallow trap E2
QWR_D
 has an activation energy 
of ~5.3 meV which is comparable to the ionization energy of silicon donors in GaAs 
(5.8 meV) [52]. Furthermore, Teh et al. [53] found a similar trap level with concentration 
~ 1015 cm-3 using the temperature dependence of the double exponential decay 
measurements. They assigned this trap to silicon substituting for a gallium centre, 
SiGa,with binding energy of 5.85 meV. It is relevant to note that some of the traps 
detected in the devices investigated in this work are reported here for the first time. Their 
origins are not clear and further investigations are needed. 
These DLTS measurements for PIN, QWR undoped and QWR doped devices are 
correlated with the earlier solar conversion efficiency measurements done by Kunets et 
al. [15] at different temperatures (83 K-300 K). In their measurements, they found that 
the efficiency increases as the temperature decreases in all devices until the temperature 
reached down to between 180 and 160 K, then the trend changed. In particular, in the PIN 
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devices, the efficiency showed very small increments as the temperature decreased. While 
for the QWR undoped samples the efficiency increased considerably as the temperature 
decreased down ~120 K, then the efficiency decreased for lower temperatures. For the 
QWR doped devices, the efficiency tended to decrease as the temperature decreased. The 
dramatic changes in the efficiency in the temperature range below 160-180 K can be 
correlated to the peaks observed in the DLTS spectra over the same temperature ranges 
(see figure 9). Moreover, the above analysis of the DLTS and Laplace DLTS spectra 
demonstrates as well a reasonable correlation with the external quantum efficiency (EQE) 
study done by Kunets et al. [15] on these devices at different temperatures. In their work, 
they correlated the lower solar conversion efficiency values in the QWR undoped devices 
compared to the PIN and QWR doped samples in the temperature range 160-240 K to 
their lower integrated EQE over the same temperature. This behaviour has been explained 
by measuring the GaAs EQE. The integrated GaAs EQE measurements showed an 
obvious U-shape trend as a function of temperature for QWR undoped devices, however, 
for the reference PIN devices the GaAs EQE characteristics were almost temperature 
independent. In this study [15], this behaviour can be associated to the electrically active 
traps E2
QWR
 and E3
QWR
 since they were detected within the temperature ranges where the 
solar conversion efficiencies were low. Although the PIN and QWR undoped devices 
have similar defects in terms of activation energy, the capture cross-sections of the QWR 
undoped devices are higher.  Therefore, these higher cross-sections of these defects could 
have more influence on the solar conversion efficiencies. However, a rapid increase of 
solar conversion efficiency and associated increase of the integrated EQE signal at low 
temperatures (T<~120K) observed in InGaAs QWR undoped devices could be attributed 
to the incorporation of QWRs which introduce an intermediate energy band for enhanced 
energy harvesting and therefore enhanced efficiency. This level/band, E1QWR, was indeed 
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detected by DLTS in the InGaAs QWR undoped samples. In the QWR doped devices, 
however, it was reported that the solar conversion efficiencies and integrated InGaAs 
EQE decrease at low temperatures (T<~120K). This behaviour could be attributed to the 
three traps E1
QWR_D
 to E3
QWR_D
 detected by DLTS. E2QWR_D has an energy comparable 
to the ionisation energy of Si as discussed above. E1QWR_D and E3QWR_D, which were not 
observed in the PIN or QWR undoped samples, could be also assigned to complexes 
involving Si atoms via delta-doping.  
4.  Conclusion 
I-V, C-V, DLTS and Laplace DLTS techniques were used to investigate the existence of 
defects in GaAs p-i-n solar cells incorporating undoped and doped intermediate band 
QWRs in the intrinsic region of the device junction. 
 Analysis of the J-V dependence showed that the QWRs-containing devices exhibited a 
clear peak of the local ideality factor at small forward biases at all temperature conditions, 
which might be caused by the charges captured at the QD-induced defect states. While 
under large forward biases, the temperature dependence of the ideality factor for all 
devices was well related to the effect of the series resistance. In addition, the C-V 
measurements at T=20 K revealed plateaux in QWR undoped devices which were related 
to 2DEG or/and the carrier accumulation in the QD layer, and for the QWR doped devices 
the ith steps observed in the C-V plots were related to the depletion of the ith QWR in the 
devices. The efficiency and EQE characteristics obtained by Kunets et al. [15] at different 
temperatures correlated with the appearance of trap peaks observed in the DLTS and 
Laplace DLTS spectra at almost the same temperature ranges. An IB level/band with 
energy of ~10meV detected by Laplace DLTS in QWR undoped devices was related to 
the ground state energy of InGaAs QWRs. From these results, it is concluded that the 
observed defects play an important role in the efficiency of QWRs IBSC. They also 
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provide an essential understanding of the properties of these solar cell structures in order 
to enhance further their efficiencies. 
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